University of Sussex
Browse

File(s) not publicly available

Parallel processing speed increase of the one-bit auto-correlation function in hardware

journal contribution
posted on 2023-06-07, 21:10 authored by Nicolas Huber, M S Hromalik-Pouchet, T D Carozzi, M P Gough, A M Buckley
Recently, a serial implementation of the one-bit auto- and cross-correlation functions (ACF and CCF respectively) in a field programmable gate array (FPGA) has been developed, based on asynchronous delay elements and counters, known as the counterbased correlation. This paper proposes a method of parallelizing this otherwise serial process, offering significant improvements in the applicability of this approach to more types of ACF. Furthermore, the possibility of obtaining lag results from a parallel data sequence without first shifting the entire sequence has been realized, hence decreasing the number of clock cycles necessary for the calculation of the ACF. A synchronous design was preferred here for reasons of stability and portability, the technology of choice again being an FPGA. The advantages offered by the counterbased implementation in terms of device area usage and speed still apply. A practical implementation in the instrumentation of an upcoming space mission is also discussed. Keywords: Parallelization; Counterbased; Auto-correlation; FPGA

History

Publication status

  • Published

Journal

Microprocessors and Microsystems

Volume

35

Page range

297-307

Department affiliated with

  • Engineering and Design Publications

Full text available

  • No

Peer reviewed?

  • Yes

Legacy Posted Date

2012-02-06

Usage metrics

    University of Sussex (Publications)

    Categories

    No categories selected

    Exports

    RefWorks
    BibTeX
    Ref. manager
    Endnote
    DataCite
    NLM
    DC